Paper

Implementation of a Motion Control IC for DC Motor Device


Authors:
Cheng Xuan; Yang Xiangdong; Cao Diansong
Abstract
The new generation FPGA technology enables an embedded processor with application of intellectual property (IP) cores into a system-on-programmable-chip (SoPC) development environment. Therefore, in this paper, a study presents a motion control integrated circuit (IC) for DC motor devices under SoPC technology. Firstly, the architecture of the control IC is described, including several customized application IP cores and a Nios II embedded processor. The designed applications IPs are utilized to implement the motion trajectory algorithm, an improved PID controller, PWM signals generation and position decoder in hardware owing to the low control latency, high reliability, and high sampling frequency control (sample interval is 128μs). The Nios II processor is used to synchronize the state of each part and communicate with host processor in software. All of them connect to each other via Avalon bus. Finally, a verification system is set up and some experimental results are demonstrated. The contribution of this work is to implement a motor control system in a single chip combing low control latency, high sampling frequency control with flexibility and scalability based on SoPC technology, compared with traditional LM629 or other ASIC-based and DSP-based controllers.
Keywords
Motion Control; DC Motor Device; SoPC; Trajectory Generation; Improved PID Controller; IP Cores; Embedded Processor
StartPage
8
EndPage
15
Doi
Download | Back to Issue| Archive